

Sub-10nm HP Patterning using EUV based Self-Aligned Double Patterning (P46)

Sushil Padiyar


2013 EUVL Workshop, Maui.

AMAT (H.Dai, Y.Chen, C.Ngai)



IMEC (J.V. Hermans, D.Laidler, P.Leray, S.Cheng)

Micron (A. Niroomand)

Planar Flash Drives 1:1 Duty Cycle HP Scaling



- Planar NAND Ends Around 13-15nm
- 3D Memory Stays at >40nm Lithography and Scales Vertically





Current Choice for low 1xnm HP Patterning is 193i SAQP or EUV SADP

Acknowledgements:- Toshiba, Samsung. International Memory Workshops 2011.


EUV SADP Could Scale ~ 8nmHP(1:1) with Resist/Source Improvements

16nm dense lines with >15% exposure latitude and >120nm DoF on NXE:3300B (dipole-45 setting)


ASML



16nm L/S Dipole 45X
29.0mJ/cm²
Resist B



193i SAQP: The Other Alternative



(1) Litho Print

(2) Top mandrel etch


(3) NIT Spacer1 Deposition & Etch

(4) Top mandrel strip & bottom mandrel etch


(5) NIT Spacer2 Deposition & Etch

(6) Bottom mandrel strip to form final pattern


- Illustration of process flow of the SAQP scheme 1




Top mandrel etch




NIT Spacer1 Deposition



NIT Spacer1 etch, top mandrel strip & bottom mandrel etch



NIT Spacer2 Deposition



Bottom mandrel strip to form final pattern

2x SADP with Increased Process Costs and CDU Challenges

9/10nm HP EUV-SADP Demonstrations


NXE 3300B

NA 0.33, Dipole

50nm Resist Thx

FIRM Rinse

20nm 1:1 L/S Patterns



Nitride


APF

Poly

Pad Oxide

Si

AMAT
Producer
PECVD







AMAT
Mesa
Etch

10nm L/S

9nm L/S



A Potential Path for Low 1x,y,z nm Planar Flash Scaling

CON CDU Characterizations: Local Variations



30nm/26nm CON Data (5x5 and 12x12 arrays) Pooled Over 65 Fields

CON Etch/Shrink Development




~+2nm CD Bias, Local CDU Transfers

168 Fields, 5x5 Arrays Post-etch


Low Temp C-Spacer, Minimal Micro-Loading
Provides Sizing Flexibility to OverCome Shot-Noise Induced CDU Issues.

Hardmask Etch & Ash

Etched w/o Shrink



Etched with 40nm Shrink



Next Steps

- 9nm HP EUV SADP Demonstrated Post-Etch.
- Continuing Work in Low Temp Spacer Materials and Stress Control to Understand Impact of LWR and CDU.
- 26nm/30nm CON Arrays Highlight Local CDU Variations That May Require Sizing Based Approaches.
- Low Temp CON Hole Shrink Spacers May Provide the Path to CON Scaling Needed for Sub 10nm Nodes.