

# EUVL Readiness for High Volume Manufacturing

Britt Turkot Intel Corporation



2016 International Workshop on EUV Lithography, 15 June, Berkeley California

#### Outline

#### • Exposure Tool Progress

- Power
- Availability
- Intel demo results
- Reticle
  - Defectivity
  - Pellicle
- Materials
- Conclusion

intel

#### Updated from 2016 SPIE

# Source Power Improvements Trending to Plan



 Progress remains on track for EUV exposure source power

intel

## Source Power with Dose Control

#### Good progress in source power supporting productivity roadmap to >125 WPH



• Must ensure satisfactory dose control at high power



inte

ASML

PUBLIC

Slide 2 11-Jun-16

#### Updated from 2016 SPIE

# Droplet Generator: run-time and predictability improved





2016 International Workshop on EUV Lithography, 15 June, Berkeley California

#### 5x improvement in Droplet Generator run time demonstrated Data based on ASML internal testing; Field qualification started



11-Jun-16

1000 Droplet Generator still operational >1000hrs 900 800 700 600 Field Droplet Generator still 500 operational >450hrs 400 Bundle I DGen (field avg.) 300 Bundle II DGen (field avg.) 200 Bundle III DGen (ASML internal) 100 Bundle III DGen (Beta Test) 0 2015 Q3 2015 Q4 2016 Q1 2016 Q2

Expect significant improvement in system availability

Runtime [Hours]



6

test, EOL yield)

## Extended NXE:3300 demo of availability and predictability

- 21hrs/day wafer cycling with mix of test-chin wafers and bare silicon
- 14nm pilot line (CDs, overlay, in-line)
- 3-hr daily Intel engineering with
- leter Availability counted 24 atput targets set for 21hrs/day in 80W config. (ac
- Only good ose control specs) counted
- can run as advertised for 80W config today, Goal: d including and overlay

# NXE:3300 Demo: Combined Scanner/Source Availability



- Combined 4-week availability ~70%
- Combined availability meets
   expectations

# 13-week Demo: Collector Reflectivity Effect on TPT



- No collector swap
- Collector degradation

   shown by decreasing throughput as a result of reflectivity – follows roughly linear trend

## Intel's 14nm Pilot Line: CD trend

#### Collector **Resist Batch Resist Batch** Swap Change Change Delta to Tgt (nm) -1 > 1 year Delta to Tgt (nm) +1> 1 year

 Stable Via CD performance trend continues

Updated from 2016 SPIE

 Introduction of a second tool within existing distribution

(intel)

# Overall exposure tool messages

- Source power
  - Source power continues to make progress and remains on track
  - Need to maintain exposure dose control
- System availability and demonstrated performance
  - Source remains largest contributor to tool down-time
  - Expect ongoing droplet generator developments to significantly improve availability
  - 13-week demo complete with scanner/source combined availability on target
  - 14nm pilot line CD performance stable longer than 1 year on multiple tools

Focus must remain on system availability – tools must be up to support technology development

## Outline

- Exposure Tool Progress
  - Power
  - Availability
  - Intel demo results
- Reticle
  - Defectivity
  - Pellicle
- Materials
- Conclusion



# 13-week Demo: Reticle Defectivity



results for printable reticle defects Mismatch remains between ASML added particle count and wafer print

# **Reticle Defectivity Improvement Efforts**



ASML

PUBLIC Slide 1 11-Jun-16



#### Key improvements

Optimization of flow around reticle stage using new hardware

Optimized maintenance sequence to flush out particles

Even with defect reduction efforts, a pellicle is required to ensure yield

Updated from 2016 SPIE



Exposure testing will continue to 1000+ wafers with NXE Pellicle

15

# Exposure effects on pellicle membrane

747 wafers exposed using 2 reticles and 5 pellicles (40W capable) No change observed for EUV transmission and transmission uniformity

PUBLIC Slide 4 11-Jun-16

ASMI

Pellicle	Reticle	Pre exposur	Pre exposure measurement		Post exposure measurement (200 wafers exposed)	
	Repel operation =	EUVT [%]	Transmission uniformity [%]	on NXE:3100	EUVT [%]	Transmission uniformity [%]
1	Reticle 1	80.9	1.26	200	81.1	1.21
2	Reticle 1	81.5	1.25	200	81.7	1.72
3	Reticle 2	81.0	1.18	200	80.8	1.89
4	O → Reticle 2	81.0	1.36	147 – in progress		
5	Reticle 1	80.8	1.24	planned		

- Exposure testing will continue to 1000 wafers exposures with NXE Pellicle.
- Full pre-post analysis for pellicle films in progress
- New exposures underway using a 125W capable EUV pellicle on NXE:33X0B at ASML
  - Imaging results planned for BACUS

# Pellicle development and infrastructure

- Full field pellicle membrane exposed in the scanner
- Pellicle mounting and support tooling is being tested and made available to customers
- Pellicle defect inspection is under development



Pre-pelliclized defectivity reticle



Pre-pelliclized imaging reticle



Measured in every 5mm

+ carrow

Courtesy of EUV Tech

#### From 2016 SPIE

**Requirements for HVM:** 

Improved defect levels

# Pellicle membrane defects

- Inspections done on three mounted pellicles
- All have high defect counts



## **Overall EUV pellicle infrastructure**

- Basic tool capability exists today to support membrane materials development
   and quality control
  - Basic tool capability exists today for pellicle membrane defect inspection
  - Basic tool capability exists today for measuring pellicle membrane transmission uniformity accurately and precisely
- Demonstrated pellicle exposure with global transport and handling → 800 exposures with pellicle frame design mitigating adder defects
- Making progress with pellicle mounting tools  $\rightarrow$  on track
- Availability of quality pellicle membranes is the highest risk to timely EUV pellicle implementation → remains high risk
- Inspection of pelliclized reticles is needed to ensure predictable yield. APMI is not a show-stopper, but without it yield and cost may be an issue.

#### Bottom line: N7 mask without repair: no printing defects

# **Progress in EUV Mask Fabrication**

 Demonstrated feasibility to deliver EUV masks in <u>quantity</u> and <u>quality</u> to support EUVL development

~10X increase over 10 years

An N7 VIA test mask

See invited paper 53 by Ted Liang "Progress and Opportunities in EUV Mask Development" Session 8: Mask -3 on Thursday afternoon



# Defect mitigation demonstrated on multiple devices

- Many defects can be mitigated
- More defects can be covered on a dark field mask



7 mitigated (22nm device, BF)





10 mitigated (14nm device, DF)

#### Mitigation flow

- Blanks with fiducials
- Sort and pair blank with specific pattern layer
- Pattern shift computations
  - These two steps require fast data automation
- During write: accurate alignment
- After patterning: AIMS verification

Foil from Ted Liang (Intel) et al. BACUS 2015, Monterey, California, USA, 9/29/2015

Complicated process to mitigate defects  $\rightarrow$  continued blank defect reduction needed

# E-beam pattern defect repair capability well-established



Patching repair



Post-repair

Cutting repair

intel

# **Overall reticle messages**

- Manufacturing
  - EUV reticle fabrication is maturing and matching to HVM
  - Stable EUV reticle performance has been demonstrated
  - Defect-free EUV reticles are achievable; yield improvement is a challenge
  - Defect mitigation process is well established, but it is not ideal due to process complexity and risks
- Materials
  - Defect-free blanks in volume need to be materialized for HVM
  - Progress has been made in pellicle material development, but slow and needs to be accelerated
- Tools
  - AIMS development is in the integration stage and needs to remain on schedule
  - Reticle defect inspection through pellicle requires a clear path for commercialization
    - Yield improvement, cost control, and ecosystem development remain the focus areas in EUV mask fabrication

23

## Outline

- Exposure Tool Progress
  - Power
  - Availability
  - Intel demo results
- Reticle
  - Defectivity
  - Pellicle
- Materials
- Conclusion

# EUV Photoresists: The Photon Shot Noise Problem



For  $10^{10}$  contacts, some contacts will see  $7\sigma$  fluctuations

#### High photospeed: Some contacts may not print at all

25

# EUV Photoresists: The Resist Stochastic Problem

	24 nm hole	16nm hole
Incident photons	4610	2050
Absorbed photons in aerial image	700	215
N PAG (0.15/nm3)	3260	970
$7\sigma$ PAG variation	26%	48%
N Quencher (1/5 PAG)	650	190
$7\sigma$ Q variation	27%	50%

Assumes a dose of 15 mJ/cm2 and EUV Absorbance 5 /um



- Need thinner film thickness
- Large variations expected for PAG and quencher concentration
- Need to remove the sources of stochastic variation

# Effect of Resist Structure on Stochastics

**Polymer acid** 

amplified resists photon than inorganic resists\* ~5nm radius of gyration

Inorganic Nanoparticle Resists

- EUV absorbance 15 /um
- Higher absorption: ~2x electrons per incident photon than EUV CAR\*



1-2nm

Particle size

• <u>Single</u> component system

- Inorganic systems **absorb more** photons, but are **less efficient** in doing resist chemistry.
- Smaller size and single-component nature provide higher effective density of photon-absorbing sites
  - Simple resist structure may improve resist stochastics

EUV absorbance **5 /um** 

More efficient: ~2x more

electrons per absorbed

Multicomponent system

(polymer, PAG, quencher)

۲

27

## EUV Materials: next steps

We need to address all sources of stochastic variation in resists

- High EUV absorption
- High efficiency in utilizing absorbed photons and facilitating resist chemistry
- Random mixing of resist components can lead to significant resist component noise

A Mechanistic understanding of novel resists is key to assess resist stochastic benefits

- In nanoparticle resists, what causes solubility switch, what is the analog of PAG / quencher?
- With higher absorption, why do nanoparticle resists require high dose?

#### Outline

- Exposure Tool Progress
  - Power
  - Availability
  - Intel demo results
- Reticle
  - Defectivity
  - Pellicle
- Materials
- Conclusion

(intel

# What gates EUV implementation in HVM?

- EUVL is highly desirable for the 7nm node but will only be used when it is ready
- Technology Development requires rapid information turns
  - Availability: tools must be up to run TD wafers without delay This remains the critical, gating concern today
- HVM requires reasonable COO and predictability, driven by:
  - Productivity (mostly source power) Good progress
  - Availability (mostly source availability) Long way to go, but demonstrating progress
  - OpEx (mostly source consumables) Long way to go, but demonstrating progress
- HVM requires confidence in yield, driven by:
  - Mask (blank and manufacturing) defects and mitigation Demonstrating good progress
  - Pellicle readiness Long way to go, but making progress
  - Mask pattern defect detection (manufacturing and fall-on particles) Need actinic solution for long term
  - Materials performance Won't gate introduction of EUV, but need to improve stochastics for long term

Judged as of today

#### Acknowledgements

Steve Carson (Intel) Florian Gstrein (Intel) Mark Phillips (Intel) Anna Lio (Intel) Sam Sivakumar (Intel) Brian McCool (Intel) Eric Stenehjem (Intel) Ted Liang (Intel) Guojing Zhang (Intel) Tim Crimmins (Intel) Jeff Farnsworth (Intel) Sang Lee (Intel)

Dan Smith (ASML)

Britt Turkot/ Intel



# Backup



2016 International Workshop on EUV Lithography, 15 June, Berkeley California

# EUVL mask blank ML defect trend

- Blank quality continues to improve
  - Defect # in single digit on best blanks
  - Large defects mostly eliminated on quality blanks



Bin	<b>Relative Size</b>	Impact	Goal : Solution	
Large	> hp	Killer	Elimination	
Medium	≈hp to ½ hp	Killer to ∆CD	Elimination + reduction : Mitigation	
Small	≈ < ½ hp	∆CD	Reduction : Compensation	
	_	М	S	
0	Defect 7			

Analysis presented at EUV Symp 2011, still true today

 Blank quality for patterning tighter pattern layers

AGC

- <u>Eliminate ML defects</u> > hp; difficult to covered by absorber
- Reduce ML phase defects; become printable, require actinic blank inspection

Britt Turkot/ Intel

2016 International Workshop on EUV Lithography, 15 June, Berkeley California

Foil from Ted Liang (Intel) et al. BACUS 2015, Monterey, California, USA, 9/29/2015

## Outline

- Exposure Tool Progress
  - Power
  - Availability
  - Intel demo results
- Reticle
  - Defectivity
  - Pellicle
- Materials
- EUV Extension
- Conclusion

# **EUV Extension: High NA**



# **EUV Extension: High NA**

