EUV Lithography: Approaching Pilot Production



Obert R Wood II

2010 EUV Lithography Workshop Maui, Hawaii June 23, 2010





Outline of Presentation

- Introduction
- EUV Device Integration Exercises
 - 45-nm, 22-nm & 16-nm Nodes
- EUV Exposure Tool Status
- EUV Infrastructure Status
 - Masks
 - Sources
 - Resists
- Suggestions for Future Work
- Summary







EUVL Advantages

- Return to high k₁ imaging
- Conventional OPC
- Single exposures
- No forbidden pitches
- Relaxation of restricted design rules

 $HP = k_1 \lambda / NA$

40 nm HP Pattern



Single Exposure EUV



k₁ = 0.74 (0.25NA)

Double Dipole 193i





EUV Device Integration Roadmap

- EUVL feasibility is being demonstrated via a series of increasingly demanding device integration exercises
- This provides the truest test of the readiness of the technology and highlights the remaining critical issues





45-nm Node 'Typhoon' Product Demonstration

SEM Image showing alignment of etched trench over contacts



Photograph of 5 Chips Patterned at First Interconnect Level using EUVL



B. La Fontaine, et al., "The use of EUV lithography to produce demonstration devices," Proc. SPIE 6921, 69210P (2008) 2010 EUV Lithography Workshop



 Only ~5% of defects on Typhoon mask blank appeared to print
 Only a few of those defects were found to be electrically critical Normalized SRAM Yield







B. La Fontaine, "EUV lithography: Ready for manufacturing?" SEMICON West, July 15, 2009





O. Wood, et al., "EUV lithography at the 22 nm technology node," Proc. SPIE 7636, 76361M (2010) 2010 EUV Lithography Workshop



22-nm Node Contact Level Resist Images



~ 20 nm spaces between contacts are consistently resolved!

O. Wood, et al., "EUV lithography at the 22 nm technology node," Proc. SPIE 7636, 76361M (2010) 2010 EUV Lithography Workshop

EUV to 193i Contact to Active Overlay

Wafer stage temperature monitored until steady-state reached
Maximum overlay errors were 9.2 nm in x and 11.2 nm in y



Single Machine Overlay X = 2.2 nm, Y = 2.8 nm

Error X (nm)

ò

Error Y (nm)

ά

O. Wood, et al., "EUV lithography at the 22 nm technology node," Proc. SPIE 7636, 76361M (2010) Overlay Analyser Internal V4.0.2 2010 EUV Lithography Workshop



22-nm Node EUV Device Demonstration Result



 Test chips with EUV CA level yielded nearly 100% of 0.076 µm² flycells
 O. Wood, et al., "EUV lithography at the 22 nm technology node," Proc. SPIE 7636, 76361M (2010)
 2010 EUV Lithography Workshop



22-nm Node EUV Device Demonstration Result





Single exposure EUV image of 0.042 µm² SRAM clip using 0.25 NA ADT



- X/Y-half pitch was 31/38 nm, leading to a cell size of 0.042 μm².
- Dose was 14 mJ/cm², exposure latitude was > 27%, and depth of focus was > 200 nm.
- Exposures were done without OPC, reticle error, or process corrections

C. Wagner, et al., "EUV into production with ASML's NXE platform," Proc. SPIE 7636, 76361H (2010)



16-nm Node Metal Interconnect Resist Image

56 nm pitch M1 SRAM clips, SEVR-139, 75 nm thickness



Increasing Resist Blur

- Patterns were corrected for EUV mask shadow effect before Mentor Graphics Calibre mnOPC resist models were applied
- No useful printability at 56 nm pitch without OPC
- All of the OPC models result in greatly improved process window overlap
 O Wood et al. "ELIV lithography at the 22 pm technology node." Proc. SPIE 7636, 76361M (2010)

O. Wood, et al., "EUV lithography at the 22 nm technology node," Proc. SPIE 7636, 76361M (2010) 2010 EUV Lithography Workshop

Timing for High Volume Manufacturing Insertion



Resolution below 10 nm is possible with high-NA EUV imaging optics



Full-Field EUV Exposure Tool Status

ASML ADT



NA = 0.25, σ = 0.5 Res = 40 nm 1:1 L/SFlare = 16%Overlay = 12 -15 nm TPT 6 – 10 WPH

Res = 26 nm 1:1 L/SPOB WFE = 1.2 nmFlare = 12-14%Overlay = < 8 nmTPT 4 WPH (5 mJ resist)

Nikon EUV1

NA = 0.25, σ = 0.8 (adj)

Flare = 10%

Overlay = 10 nm

TPT 5 – 10 WPH

ASML NXE:3100



NA = 0.25, σ = 0.8 Res = 27 nm 1.1 J/SFlare = 8%Overlay = 4.5 nmTPT 60 WPH

Res = 26 nm (static mode) Res = 28 nm (scanning) POB WFE = 0.4 nmFlare = 7.5 - 9.5%

POB WFE = 0.8 nmFlare = < 7 %TPT < 60 WPH



EUVL Infrastructure Status

Element	Metric	Current Status	15-nm Pilot Line Requirements (2011)	
Mask	Blank Defectivity	0.04 defects/cm ² @ 53 nm (champion) 0.09 defects/cm ² @ 60 nm (~30% yield)	0.003 defects/cm ² @ 25nm	
	Reticle Handling	~0.1 adder per cycle @ 45 nm (~1 adder per cycle @ 25 nm PSL)	1 adder @ 25 nm	
Source	Power at IF	14 W (DPP Source) 25 W (LPP Source)	100 W	
	¹ Lifetime	100 Gpulses (1 year)	100 Gpulses (1 year)	
Resist	Resolution	1:1 lines - 26 nm with DOF > 250 nm	28 nm with DOF > 150 nm	
		Contacts - 28 nm with DOF > 150 nm	30 nm with DOF > 150 nm	
	Sensitivity	12 mJ/cm ² @ 26 nm L/S	< 20 mJ/cm ²	
	² LER	2.5 nm (3 σ) @ 32 nm & 15 mJ/cm ²	1.1 nm (3σ)	
Optics	Quality	WFE ~ 0.4 nm rms MSFR ~ 0.07 nm rms	WFE < 0.7 nm rms MSFR < 0.1 nm rms	
	Lifetime	>100 Gpulses	50 Gpulses	

¹Source head replacement / 10% reduction in collector reflectivity

²LER following post processing, i.e., using under layers, special rinse liquids, pattern transfer, etc.



- Little progress in EUV mask blank defectivity since 2007
 - Champion plate in 2009 had 10 defects when inspected at 73 nm PSL sensitivity, 0.05 defects/cm²



MBDC EUV Blank Defectivity

P. Kearney, et al., "Ion beam deposition for defect-free EUVL mask blanks," Proc. SPIE 6921, 69211X (2008)



EUV Mask Defect Mitigation

 Last year Intel's EUV mask group succeeded in fabricating a zero defect reticle by:





Repairing absorber defects

Employing pattern shift so that defects were hidden in inactive areas





G. Vandentop, BACUS Technical Group Panel Discussion, SPIE Advanced Lithography 2010 2010 EUV Lithography Workshop



PHILIPS



20

- 14 W @ IF (100% DC) directly measured at IF with 3 shell collector optic
- 34 W @ IF with 9 shell collector scheduled to arrive in a few weeks
- Further power upgrade to 65 W and 105 W by frequency scaling of a few modules



M. Corthout, et al., "Sn DPP SoCoMo integration for pilot phase and HVM," SPIE Advanced Lithography, Feb 2010, San Jose 2010 EUV Lithography Workshop

EUV Laser Produced Plasma Source Status



- 400 msec burst duration
- 80% duty cycle
- 30 µm diameter Sn droplets
- Power is measured at plasma and calculated at IF assuming 5 sr collection, 50% average reflectivity, and 90% transmission

Cymer HVM1 LPP Source Vessel



Cymer HVM1 CO₂ Drive Laser



D. Brandt, et al., "LPP source system development for HVM," SPIE Advanced Lithography, Feb 2010, San Jose 2010 EUV Lithography Workshop

EUV Chemically Amplified Resist Status



C. Koh, et al., "Characterization of promising resist platforms for sub-30 nm HP manufacturability and EUV CAR extendibility study," Proc. SPIE 7636, 763604 (2010). 2010 EUV Lithography Workshop

EUV Non-Chemically-Amplified Resist



P. Naulleau, "The SEMATECH Berkeley MET pushing EUV development beyond 22-nm half pitch," Proc. SPIE 7636, 76361J (2010) 2010 EUV Lithography Workshop



 A viable non-removable mask pellicle may be needed for high-volume manufacturing
 EUV Reflective



75 nm Si membrane on wire mesh



Y. Shroff, et al., "EUV pellicle development for mask defect control," Proc. SPIE 6151, 615104 (2006).

100 nm Si membrane on honeycomb



S. Akiyama & Y. Kubota, "Realization of EUV pellicle with single crystal silicon membrane," 2009 EUVL Symposium, Prague



EUV Mask Flatness Compensation

- EUV mask flatness needs to be ~30nm to meet overlay specs, but aggressive polishing adds defects and increases cost
- Goal: use flatness compensation to relax spec 10x to 300nm
- Masks with ~ 400 nm bow tested on ADT for overlay performance



Flatness compensation shown to produce 39% improvement

S. Raghunathan, "A study of image placement error from reticle non-flatness in extreme ultraviolet lithography," PhD Thesis Defense, College of Nanoscale Science and Engineering, April 27, 2010



LWR Improvement at Each Process Step

30 nm HP	Underlayer	Rinse Material	Smoothing Layer Attachment	Pattern Transfer
Baseline	30 nm HP HMDS LWR 8.4 nm	30 nm HP DIW LWR 5.5 nm	30 nm HP LWR 5.6 nm	LWR 6.0 nm
LWR improvement process	SMTUL-1 LWR 6.2 nm	SMTRinse-2 LWR 4.4 nm	SMTSL-1 LWR 4.8 nm	LWR 3.9 nm E10 Mag= 153.
LWR improvement	2.2 nm (27%)	1.1 nm (20%)	0.8 nm (14%)	2.1 nm (35%)

C. Koh, et al., "Characterization of promising resist platforms for sub-30 nm HP manufacturability and EUV CAR extendibility study,"

Proc. SPIE 7636, 763604 (2010).



- Advantages of EUV lithography are wide process windows, high throughput (once source power specs are met), and extendibility.
- Disadvantages of EUV lithography are higher costs & complexity (than single exposure ArFi lithography) and infrastructure immaturity.
- EUV litho with the ADT at the 22 nm logic node is considerably easier & results in higher device yield than double-exposure double-etch ArFi litho.
- HVM EUV exposure tools will be available starting in 2012.
- Mask blank defectivity and source power at IF are not yet at the levels needed for 15-nm node pilot production.
 - Defect repair, defect avoidance, and defect compensation techniques will be needed for finite mask yield.
 - Current 193-nm based defect inspection tools offer an interim solution for EUV mask inspection.
- Reticle handling, optics quality and lifetime, and resist resolution and sensitivity are close to spec; resist LER is not. LER reduction via post processing will be required.
- Topics that need additional development include: mask defect mitigation, mask pellicles, mask flatness compensation, and LWR reduction.



Acknowledgements

- ASML: Kevin Cummings, Noreen Harned, & Christian Wagner
- CNSE: Sudhar Raghunathan
- Cymer: David Brandt and Nigel Farrar
- GLOBALFOUNDRIES: Yunfei Deng, Bruno La Fontaine, Harry Levinson, Uzodinma Okoroanyanwu, & Tom Wallow
- IBM: Matthew Colburn, Gregory McIntyre, & David Medeiros
- IMEC: Mieke Goethals
- Intel: Janice Golda, Ted Liang, Yashesh Shroff, & Gilroy Vandentop
- LBNL: Patrick Naulleau
- Philips Extreme UV/XTREME: Marc Corthout & Masaki Yoshioka
- SEMATECH: David Chan, Patrick Kearney, Chawon Koh, & Stefan Wurm
- Shin-Etsu: S. Akiyama & Y. Kubota
- Toshiba America Electronic Components: Hiroyuki Mizuno