Development Status of EUVL Blank and Substrate

Asahi Glass Co. Ltd.
Kazunobu Maeshige
Contents

1. Introduction
2. Blank defect reduction
   1. Inspection capability
   2. Substrate
   3. ML blank
   4. Absorber
3. Process development
4. Integrated & Best performance of Full Blank
5. Summary & Future Plan
1. Introduction
1.1 EUVL mask blank structure

EUVL mask blank has a stack of reflective, capping, absorber and antireflective layers on its front side for a patterning and a conductive layer on its back side for mask chucking.

Structure of EUV mask blank

- Resist film
- Antireflective layer (TaON)
- Absorber layer (TaN)
- Capping (and/or Buffer) layer
- Reflective multilayer (Mo/Si)
- Glass substrate
- Conductive layer (CrN) for electrostatic chuck
AGC blanks have been widely used to fabricate EUV reticles for PPT exposure tools in EUVL pilot lines. AGC has provided 1st generation EUVL blanks suitable for use in an EUV mask pilot line supporting PPT exposure tools.

AGC has been taking care of all essential processes, i.e. LTEM material to resist coating. AGC is concentrating our glass material, polishing, film and chemical technologies.

1.2 EUVL mask blank manufacturing process

- Material synthesis
  - Flame hydrolysis of Si and Ti source materials to form the Ti-doped SiO$_2$ glass ingot

- Slicing
  - Slice the glass ingots into 6025 plates

- Lapping & Polishing
  - Lap and polish to smooth & flat surfaces

- Cleaning
  - Remove particles and polishing slurries

- Film deposition
  - Deposit reflective, capping, absorber and ARC films

- Resist coat
Here shows the major properties required for EUVL blank. AGC has in-house metrology toolset to evaluate all of these properties.

AGC’s current blank meets all requirements of the blank for the EUV PPT exposure tool.

1.2 EUVL mask blank manufacturing process

- Material synthesis
- Thermal expansion coefficient

- Slicing
- Flatness, Roughness, Local slope, Defect (Pit)

- Lapping & Polishing
- Defect (Particle)

- Cleaning
- Surface & Embedded defect (particle)

- Film deposition
- EUV & DUV optical properties & Uniformity

- Resist coat
- Film stress (blank bow)

- Dry Etch capability,
2. Blank defect reduction
2.1 Inspection and size of native defects

- ML total defect data was inspected by Lasertec M7360. The defect size was defined by SiO2 sphere size.
- The other defect data was inspected by Lasertec M1350A. The defect size was defined by the sphere equivalent volume diameter (SEVD).
- Lasertec M1350A can capture defects as small as 34nm SEVD with ~100% capture efficiency.

![Graph showing inspection and size of native defects](image)
2.2 Blank defect reduction ~Substrate defects ~

The trend of the average defect density on LTEM substrates @ p1+ is shown below.

To reduce un-removable particles, we implemented the new cleaning process in 2010H2.

We are further optimizing its cleaning process and material. Consequently, we obtained fewer defect substrates in 2011Q2.
This is the updated trend of the ML blank defect. "NEW CHAMPION" defect density is 0.20/cm² (34 defects/plate) at 50nm SiO₂ (34nm SEVD) w/M7360.

We expect the ML defect count will be decreased by using fewer defect substrate prepared in 2011Q2.
We have improved the absorber adder defect performance.

- The adder defect count has been decreased by optimizing coating equipment and deposition conditions.

- The current best added defect density of absorber is 0 @ 63 nm SEVD in 132 x 132 mm.
4. Process Development
4.1 Absorber uniformity & EUV reflectivity

AGC’s absorber has the uniformity of 0.8% (0.7nm) range in total absorber/AR thickness, as shown in left figure. Its measurement accuracy is 0.2% (0.1nm).

AGC has two kinds of absorber thickness. 77nm and 51nm, whose EUV reflectivity spectrum are shown below.

- **Thin (51nm)** TaN + 7nm TaON
- **Standard (77nm)** TaN + 7nm TaON
4.2 Blank bow (Full blank flatness)

As results of the optimization of ML coating process parameters, we have already achieved <600nm full blank bow, as shown in the below figure.

AGC is currently investigating how to reduce the full blank bow to <300nm.
3. Integrated & Best performances
4. Integrated performance of LTEM-Full blank

The ML defect champion blank satisfied other properties. This blank also had low absorber defect count.

<table>
<thead>
<tr>
<th>Absorber</th>
<th>Flatness (Front/Back)</th>
<th>12 adder defects (0.06 defect/cm²) @63nm SEVD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blank w/TaN&amp;TaON &lt; 600nm / &lt; 600nm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ML</th>
<th>EUV Reflectivity</th>
<th>34 defects (0.25 defect/cm²) @34nm SEVD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak %R</td>
<td>64.1 %</td>
<td></td>
</tr>
<tr>
<td>R range (Abs.)</td>
<td>0.3 %</td>
<td></td>
</tr>
<tr>
<td>Centroid λ (to target)</td>
<td>+0.004 nm</td>
<td></td>
</tr>
<tr>
<td>λ range</td>
<td>0.013 nm</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LTEM</th>
<th>CTE of LTEM</th>
<th>Flatness (Front/Back)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mean CTE</td>
<td>4.8 ppb/K</td>
<td>Substrate 75/69 nm</td>
</tr>
<tr>
<td>CTE variation (PV)</td>
<td>4.5 ppb/K</td>
<td></td>
</tr>
</tbody>
</table>
5. Summary & Future Plan
5 Summary

AGC has provided 1st generation EUVL blanks which are widely used to fabricate the reticles with PPT exposure tools for EUVL pilot lines.

- The only technical issue is the ML blank defect and its inspection toward the EUVL HVM.
  - AGC has continuously reduced the defect by optimizing the blank fabrication processes. The current best defect is $0.20/\text{cm}^2$ at 34nm SEVD size.
- AGC is also developing 2nd generation blank including the material developments such as the modified LTEM, the new capping film material, and the thin absorber material.

<table>
<thead>
<tr>
<th></th>
<th>2010</th>
<th>2011</th>
<th>2012</th>
<th>2013</th>
<th>2014</th>
<th>2015</th>
</tr>
</thead>
<tbody>
<tr>
<td>1\textsuperscript{st} Generation</td>
<td>Process development at Pilot line</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HVM</td>
</tr>
<tr>
<td>2\textsuperscript{nd} Generation</td>
<td></td>
<td>Material &amp; Process development</td>
<td></td>
<td></td>
<td></td>
<td>HVM</td>
</tr>
</tbody>
</table>
• All M7360 inspection data are from Intel.
• The author and AGC would like to appreciate to Dr. Andy Ma and Dr. Seh-Jin Park of Intel for their support on M7360 inspection and the other collaboration work.