# EUV Ecosystem Expansion into DRAM Manufacturing

### 2021 EUVL Workshop

### Stephen Snyder (Micron) Scott Light (Micron) Ardavan Niroomand (IMEC)

© 2021 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including statements regarding product features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron orbit logo, the M orbit logo, Intelligence Accelerated<sup>TM</sup>, and other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.



# EUV Becomes an HVM Process in 2019 – 2020

A14 5nm Chip

• 7nm+ has EUV at ~3 levels

- First: Kirin 990, Huawei Mate30 phone in 2019

#### **HUAWEI Kirin 990 Series**

**Rethink Evolution** 

World's 1st Flagship 5G SoC powered with 7nm+ EUV<sup>2</sup>



- HUAWEI Mate3056 Rethink Possibilities
- 5nm uses EUV at >10 levels
  - First: Apple A14 Bionic
  - October 2020 Apple iPad Air
  - Charges \$17,000 per wafer
- Converts 5 193i masks into 1 EUV level 5 Immersion Masks 1 EUV Mask

- 7nm logic is EUV
- Galaxy Note 10 first product with Exynos 9825 EUV CPU in 2019

EUV SET

파장 13.5nm

1 EUV mask

SAMSUNG

- Galaxy S20 with Exynos 990 in 2020
- EUV capacity tripling in 2020
- DRAM EUV Roadmap 2020
  - D1x used for customer qual
  - D1z 1 level
  - $D1\alpha/D1\beta > 90\%$  critical

VS





파장 193nm

```
4 ArFi masks
```





SAMSUNG

Exynos 9825

# EUV Becomes an HVM Process in 2019 – 2020

A14 5nm Chip

7nm+ has EUV at ~3 levels

- First: Kirin 990, Huawei Mate30 phone in 2019

#### HUAWEI Kirin 990 Series

**Rethink Evolution** 

World's 1st Flagship 5G SoC powered with 7nm+ EUV<sup>2</sup>



- 5nm uses EUV at >10 levels
  - First: Apple A14 Bionic
  - October 2020 Apple iPad Air
  - Charges \$17,000 per wafer
- Converts 5 193i masks into 1 EUV level
   5 Immersion Masks

- 7nm logic is EUV
  - Galaxy Note 10 first product with Exynos 9825 EUV CPU in 2019

EUV SET

파장 13.5nm

1 EUV mask

- Galaxy S20 with Exynos 990 in 2020
- EUV capacity tripling in 2020
- DRAM EUV Roadmap 2020
  - D1x used for customer qual
  - D1z 1 level
  - D1α/D1β >90% critical



SAMSUNG





SAMSUNG

Exynos 9825

Micron



HUAWEI Mate3056

Possibilities

Rethink

4 ArFi masks

3

## Moore's Law for DRAM



- Moore's Original Prediction from 1965
- DRAM Moore's law scaling of Bit Density 2000 – 2025
- Both are driven by economics, so where does EUV make economic sense?

Gordon Moore - Electronics, Volume 38, Number 8, April 19, 1965 https://newsroom.intel.com/wp-content/uploads/sites/11/2018/05/mooreslaw-electronics.pdf

From IC Knowledge - <u>https://semiwiki.com/semiconductor-services/297904-</u> spie-2021-applied-materials-dram-scaling/



# **DRAM vs Logic Die Cuts**

DRAM – Array with Cap + Periph (CMOS)



Source: D James Recent innovations in DRAM Manufacturing (2010).

Logic – CMOS Transistors with lots of routing



Source: D Schor WikiChip Fuse (2018).



### Logic EUV Use Cases 1. Sparse vias

2. Metal Routing
 3. 2D Features



# Logic Usage

Source: Eltawil, Ahmed & Niar, Smail & El Sharkasy, Wael & Alouani, Ihsen & Kurdahi, Fadi. (2016). AS8-static random access memory (SRAM): Asymmetric SRAM architecture for soft error hardening enhancement. IET Circuits, Devices & Systems. 11. 10.1049/ietcds.2015.0318.



# EUV Intercept at Logic 7nm Node – ASML

### Trends of EUV layers #'s and Via pitches in Logic IC





- Our studies indicate that Via pitches shrink by ~20% node to node
  - Min. pitch of Via layers ranges from 38 44nm in the 3nm node
  - EUV SP for Via layers is key to maintaining cost-effectiveness
  - This is still a work in progress

FEOL: Front End of Line; MOL: Middle of Line; BEOL: Back End of Line

 MOL and lower BEOL levels first to utilize EUV in Logic

7

- These would be Contact/M0 and V0/M1 in a FinFET flow
- Note: Tony Yen is at ASML now, but formerly at TSMC



Source: Tony Yen – ASML (VLSI Symposium 2020)

### Imaging advantage of EUV

EUV has bigger depth of focus as well as better resolution •

### Samsung EUV 8 Source: AnandTech Usage 7nm Notes wider depth of focus SAMSUNG FOUNDRY FORUM 7nm metal routing images for LELELE(LE) -Defocus(50nm) > EUV conversions Samsung 10nm 48nm MMP - LELELE Defocus(50nm)



## EUV Usage at TSMC 5 and 7nm Nodes



Via with 193i multiple patterning (left) vs. EUV single-patterning (right)



Metal with 193i multiple patterning vs. EUV single patterning

S.-Y. Wu (TSMC), "Key Technology Enablers of Innovations in the AI and 5G Era," IEDM, San Francisco, 11 December 2019



Source: Martin van den Bink – ASML (SPIE EUVL + PM 2020)

- TSMC notes that EUV has led to faster defect density reductions in leading nodes.
- Noting multiple mask reductions for 4 (193i) → 1 (EUV) insertion points
- Cut, contact, via and metal line all listed as intercepts



# Intel EUV – 2018 Public Disclosure

### EUV materials and resolution

Test pattern – Post Litho



- EUV enables 2D design features, e.g. corner segments
- Need materials that can take advantage of improved EUV resolution
- Adequate for EUV introduction
- Need materials that are tunable for desired properties
- Materials development constrained by photon availability (BL, MET, NXE)

(intel)

- Noting the very nice corner fidelity given by EUV and ability to maintain it through etch
   2D features also noted to
  - be enabled by EUV

For continued material development, suppliers need an understanding of fundamental properties of materials

Test pattern – Post Etch



10

2018 International Workshop on EUV Lithography, 12 June, Berkeley, California

### Logic EUV Use Cases 1. Sparse vias

2. Metal Routing
 3. 2D Features



# Logic Usage

Source: Eltawil, Ahmed & Niar, Smail & El Sharkasy, Wael & Alouani, Ihsen & Kurdahi, Fadi. (2016). AS8-static random access memory (SRAM): Asymmetric SRAM architecture for soft error hardening enhancement. IET Circuits, Devices & Systems. 11. 10.1049/ietcds.2015.0318.



# DRAM EUV Use Cases1. Metal Routing2. Dense Pillars/Contacts



# **DRAM Memory Usage**



	Samsung EUV DRAM Usage	
	<ul> <li>Samsung has an EUV DRAM proc market.</li> <li>First samples using EUV for SNLP (Storage Node Landing Pad/Bit Lin</li> <li>Use here is metal routing and de pillars</li> </ul>	duct in the P/BLP ne Pad) ense
	BLP for D1x DRAM	
Samsung DRAM cell design, a comparison of BLP patterns on D1z (a) without EUVL and (b) with EUVL.	<ul> <li>Eliminating multi-patterning related defects</li> </ul>	
BLP for D1z DRAM Source: Jeongdong Choe, EE Times/TechInsights (2021)	PatterningArFi MPTEUV SETDRAM D1x BLP SEM ImageImageImage	Source: Samsung Investor Forum – Memory (Nov 2020)
leftects ratio	<ul> <li>Enhancing patterning precision and cost</li> </ul>	
BB	Art-IMPT     EVUSET     EVUS	Microp

### What are the EUV challenges in DRAM HVM



imec

Source: Danilo De Simone, SPIE 2019.

## SK Hynix EUV DRAM Usage

- Productivity and defects labeled as biggest obstacles to adoption
- Examples of dense contact holes/pillar patterning

### BLP by C/H Reversal

### TONE REVERSAL PROCESS FROM Px70XPy40 HOLES TO PILLARS BY NISSAN DDRP

Contact Hole Resist + DDRP

FEM wafer

H70V40M23 CDU wafer	Dose mJ/cm2	CD nm	LCDU nm
Contact holes	78	21.41	2.97
Pillars by DDRM	78	22.68	2.69
Pillars by MOR	62	24.28	2.76

DDRP = Dry Development Rinse Process

- Best LCDU obtained by DDRM Tone Reversal Process
- TPR can be an alternative process to make pillars. • Lower CH exposure dose resist to be considered



# DRAM EUV Use Cases1. Metal Routing2. Dense Pillars/Contacts



# **DRAM Memory Usage**



"What's impressive is that Micron is moving to manufacture these new chips without the use of EUV."

### 1α nm: Industry's Most Advanced DRAM

### Volume production in 1H-CY21



- Lowest power mobile DRAM with 15% improvement vs. prior gen
- Roadmap for highest speed DRAM available across comprehensive portfolio

### Achieved with Leading Design Efficiency and Process Technology

 Industry's most advanced lithography
 40% improvement in density vs. 1Z with ~10% driven by design efficiency

### DDR4 % Gb/Wafer Increase from Prior Node



## **Famous RLS Tradeoff**

- Reproduced from 2014 publication
- Still relevant today.



Seiichi Tagawa, SPIE 2014: https://spie.org/news/5311-photosensitized-chemically-amplified-extreme-uv/electron-beam-resist



### 1 defect identified out of 148.5M CHs at dose of 54mJ Defect rate of 7x10<sup>-9</sup> meets target of 1x10<sup>-8</sup>



- 102 fields
- 1.45 million holes/field

ASML unec

Micron

SPIE Feb 26 2020

Slide 14

- CD = 20.4 nm
- LCDU = 2.7 nm
- 148.5 million holes
- 1 defect

• Defect rate: ~7x10<sup>-9</sup>

- Hex C/H Array for Micron DRAM
- High Dose and high LCDU

# DRAM Single Exposure EUV

The observed defect looks	like an external particle



ASML

Slide 15 SPIE Feb 26 2020

Public

### Defect verification AEI 1 defect identified in >150million holes



Hex C/H Array for Micron DRAM

High Dose and high LCDU

ASML Slide 11 26 February 2021

- 103 fields
- 1.45 million holes/field
- CD = 20.3 nm
- LCDU = 2.6 nm
- >150 million holes
- 1 defect
- Defect rate: ~7x10<sup>-9</sup>

# DRAM Single Exposure EUV

Full solution for EUV lithography single exposure By tuning the etch recipe, the LCDU after litho can be retained ASML Slide 10 26 February 2021

After litho	After baseline etch	After optimized etch
CD = 19.7nm LCDU = 2.7nm	CD = 16.7nm LCDU = <mark>3.2nm</mark>	CD = 20.6nm LCDU = 2.7nm
	AAAAAA	

Source: ASML/Micron/IMEC SPIE 2021



### DRAM Hexagonal Arrays

EUV has trouble with dose vs LCDU trade-off for dense contact holes

EUV

DUV









# **DRAM Line/Space**

EUV has trouble with dose vs LWR trade-off for dense lines



Comparable pitches shown here



## **DRAM Metal 0**



EUV does really well with 2D features especially for metal routing



# **Optimized Approach to Lithography**

Multiple Patterning Technology Optimized for Micron Future DRAM Nodes

Micron's pattern multiplication<br/>technology is a strategic advantage6.5Proven technology capability and cost<br/>efficiency for 1Znm through 1γnm5.5Ongoing evaluation of EUV<br/>Lithography for DRAMa.5Prepared for implementation of EUV<br/>when beneficial to Micron3.5Quad F1.5

### **Cost Compared to Immersion**



Lithography technology breakpoints & relative costs



# **Optimized Approach to Lithography**

Multiple Patterning Technology Optimized for Micron Future DRAM Nodes



### **Cost Compared to Immersion**

Lithography technology breakpoints & relative costs



Immersion Double

Patterning Limit

# Conclusions

### - Logic (Random Layout) EUV Use Cases

- 1. Sparse vias
- 2. Metal Routing
- 3. 2D Features
- DRAM (Regular Layout) EUV Use Cases
- 1. Metal Routing
- 2. Dense Pillars/Contacts

EUV ecosystem improvements for LCDU/LWR at low dose still needed to enable cost/performance tradeoff in DRAM manufacturing.





# **DRAM EUV Performance Improving**

### Potential future option for Micron DRAM lithography

2021-2022 2020 2023 +Cost / Wafer CD Uniformity Scalability Cycle Time

**DRAM EUV Capability\*** 

\*Micron Performance analysis relative to Micron DRAM requirements



