

EUV Ecosystem Expansion into DRAM Manufacturing

2021 EUVL Workshop

Stephen Snyder (Micron)

Scott Light (Micron)


Ardavan Niroomand (IMEC)

© 2021 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including statements regarding product features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron orbit logo, the M orbit logo, Intelligence Accelerated™, and other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.





EUV Becomes an HVM Process in 2019 – 2020


- 7nm+ has EUV at ~3 levels
 - First: Kirin 990, Huawei Mate30 phone in 2019



- 5nm uses EUV at >10 levels
 - First: Apple A14 Bionic
 - October 2020 Apple iPad Air
 - Charges **\$17,000 per wafer**
- Converts 5 193i masks into 1 EUV level



- 7nm logic is EUV
- Galaxy Note 10 first product with Exynos 9825 EUV CPU in 2019
- Galaxy S20 with Exynos 990 in 2020
- EUV **capacity tripling** in 2020
- DRAM EUV Roadmap 2020
 - D1x used for customer qual
 - D1z 1 level
 - D1α/D1β >90% critical**




EUV Becomes an HVM Process in 2019 – 2020




- 7nm+ has EUV at ~3 levels
 - First: Kirin 990, Huawei Mate30 phone in 2019





- 7nm logic is EUV
- Galaxy Note 10 first product with Exynos 9825 EUV CPU in 2019
- Galaxy S20 with Exynos 990 in 2020
- EUV **capacity tripling** in 2020
- DRAM EUV Roadmap 2020
 - D1x used for customer qual
 - D1z 1 level
 - D1α/D1β >90% critical**



- 5nm uses EUV at >10 levels
 - First: Apple A14 Bionic
 - October 2020 Apple iPad Air
 - Charges **\$17,000 per wafer**
- Converts 5 193i masks into 1 EUV level



Moore's Law for DRAM



- Moore's Original Prediction from 1965
- DRAM Moore's law scaling of Bit Density 2000 – 2025
- Both are driven by economics, so where does EUV make economic sense?

Gordon Moore - Electronics, Volume 38, Number 8, April 19, 1965 - <https://newsroom.intel.com/wp-content/uploads/sites/11/2018/05/moores-law-electronics.pdf>

From IC Knowledge - <https://semiwiki.com/semiconductor-services/297904-spie-2021-applied-materials-dram-scaling/>

DRAM vs Logic Die Cuts

DRAM – Array with Cap + Periph (CMOS)






Fig. 2. Cross-Section of Samsung 90-nm 512 Mb SDRAM



Source: [D James Recent innovations in DRAM Manufacturing \(2010\)](#).


Logic – CMOS Transistors with lots of routing



Source: [D Schor WikiChip Fuse \(2018\)](#).

Logic EUV Use Cases

1. Sparse vias
2. Metal Routing
3. 2D Features




Logic Usage

Source: Eltawil, Ahmed & Niar, Smail & El Sharkasy, Wael & Alouani, Ihsen & Kurdahi, Fadi. (2016). AS8-static random access memory (SRAM): Asymmetric SRAM architecture for soft error hardening enhancement. IET Circuits, Devices & Systems. 11. 10.1049/iet-cds.2015.0318.

EUV Intercept at Logic 7nm Node – ASML


Trends of EUV layers #'s and Via pitches in Logic IC



193 immersion process

EUV process

FEOL: Front End of Line; MOL: Middle of Line; BEOL: Back End of Line



- Our studies indicate that Via pitches shrink by ~20% node to node
 - Min. pitch of Via layers ranges from 38 – 44nm in the 3nm node
 - EUV SP for Via layers is key to maintaining cost-effectiveness
 - This is still a work in progress

- MOL and lower BEOL levels first to utilize EUV in Logic
- These would be Contact/M0 and V0/M1 in a FinFET flow
- Note: Tony Yen is at ASML now, but formerly at TSMC

Imaging advantage of EUV

Source: AnandTech


- EUV has bigger depth of focus as well as better resolution




Samsung 7nm Metal - EUV

ArF (Multi-Patterning)

EUV (Single-Patterning)





Source: WikiChip



Samsung EUV Usage 7nm

- Notes wider depth of focus
- 7nm metal routing images for LELELE(LE) - > EUV conversions


Samsung 10nm 48nm MMP - LELELE




Source: WikiChip



EUV Usage at TSMC 5 and 7nm Nodes




Via with 193i multiple patterning (left) vs. EUV single-patterning (right)



Metal with 193i multiple patterning vs. EUV single patterning

S.-Y. Wu (TSMC), "Key Technology Enablers of Innovations in the AI and 5G Era," IEDM, San Francisco, 11 December 2019

Source: Tony Yen – ASML (VLSI Symposium 2020)




- TSMC notes that EUV has led to faster defect density reductions in leading nodes.
- Noting multiple mask reductions for 4 (193i) → 1 (EUV) insertion points
- **Cut, contact, via and metal line all listed as intercepts**


Intel EUV – 2018 Public Disclosure

EUV materials and resolution

Test pattern – Post Litho



Test pattern – Post Etch




- EUV enables 2D design features, e.g. corner segments
- Need materials that can take advantage of improved EUV resolution
- Adequate for EUV introduction
- Need materials that are tunable for desired properties
- Materials development constrained by photon availability (BL, MET, NXE)

- Noting the very nice corner fidelity given by EUV and ability to maintain it through etch
- **2D features also noted to be enabled by EUV**

For continued material development, suppliers need an understanding of fundamental properties of materials

Logic EUV Use Cases

1. Sparse vias
2. Metal Routing
3. 2D Features




Logic Usage

Source: Eltawil, Ahmed & Niar, Smail & El Sharkasy, Wael & Alouani, Ihsen & Kurdahi, Fadi. (2016). AS8-static random access memory (SRAM): Asymmetric SRAM architecture for soft error hardening enhancement. IET Circuits, Devices & Systems. 11. 10.1049/iet-cds.2015.0318.

DRAM EUV Use Cases


1. Metal Routing
2. Dense Pillars/Contacts



Source: LAM Research

DRAM Memory Usage

Samsung EUV DRAM Usage




Samsung DRAM cell design, a comparison of BLP patterns on D1z (a) without EUVL and (b) with EUVL.

- Samsung has an EUV DRAM product in the market.
- First samples using EUV for SNLP/BLP (Storage Node Landing Pad/Bit Line Pad)
- **Use here is metal routing and dense pillars**


BLP for D1x DRAM

BLP for D1z DRAM

Source: [Jeongdong Choe, EE Times/TechInsights \(2021\)](#)



✓ Eliminating multi-patterning related defects



✓ Enhancing patterning precision and cost




✓ Reducing number of steps and accumulated defects

Source: Samsung Investor Forum – Memory (Nov 2020)



What are the EUV challenges in DRAM HVM




SK Hynix EUV DRAM Usage

- Productivity and defects labeled as biggest obstacles to adoption
- Examples of dense contact holes/pillar patterning

BLP by C/H Reversal

TONE REVERSAL PROCESS FROM P_x70XP_y40 HOLES TO PILLARS BY NISSAN DDRP



DDRP = Dry Development Rinse Process

H70V40M23 CDU wafer	Dose mj/cm ²	CD nm	LCDU nm
Contact holes	78	21.41	2.97
Pillars by DDRM	78	22.68	2.69
Pillars by MOR	62	24.28	2.76

- Best LCDU obtained by DDRM Tone Reversal Process
- TPR can be an alternative process to make pillars.
 - Lower CH exposure dose resist to be considered



BLP DRAM

Source: [Kang, Hyeryung, Korea IT News \(2021\)](#)




Source: [Danilo De Simone, SPIE 2019.](#)



DRAM EUV Use Cases

1. Metal Routing
2. Dense Pillars/Contacts



Source: LAM Research

DRAM Memory Usage

“What’s impressive is that Micron is moving to manufacture these new chips without the use of EUV.”

1 α nm: Industry’s Most Advanced DRAM

Volume production in 1H-CY21




1 α nm DRAM: 8Gb DDR4

- ✓ Lowest power mobile DRAM with 15% improvement vs. prior gen
- ✓ Roadmap for highest speed DRAM available across comprehensive portfolio

Achieved with Leading Design Efficiency and Process Technology

- ✓ Industry’s most advanced lithography
- ✓ 40% improvement in density vs. 1Z with ~10% driven by design efficiency

DDR4 % Gb/Wafer Increase from Prior Node




Micron


13

Famous RLS Tradeoff


- Reproduced from 2014 publication
- Still relevant today.



(2) Distribution and yield of latent acid image



1 defect identified out of 148.5M CHs at dose of 54mJ
Defect rate of 7×10^{-9} meets target of 1×10^{-8}




- 102 fields
- 1.45 million holes/field
- CD = 20.4 nm
- LCDU = 2.7 nm
- 148.5 million holes
- 1 defect
- Defect rate: $\sim 7 \times 10^{-9}$

- Hex C/H Array for Micron DRAM
- High Dose and high LCDU

DRAM Single Exposure EUV


No imaging stochastic defects are visible in 148.5 Million holes
The observed defect looks like an external particle



Source: ASML/Micron/IMEC SPIE 2020

Defect verification AEI

1 defect identified in >150million holes




- 103 fields
- 1.45 million holes/field
- CD = 20.3 nm
- LCDU = 2.6 nm
- >150 million holes
- 1 defect
- **Defect rate: $\sim 7 \times 10^{-9}$**

DRAM Single Exposure EUV

Full solution for EUV lithography single exposure
By tuning the etch recipe, the LCDU after litho can be retained


- Hex C/H Array for Micron DRAM
- High Dose and high LCDU




DRAM Hexagonal Arrays

EUV has trouble with dose vs LCDU trade-off for dense contact holes

EUV




DUV



DRAM Line/Space


EUV has trouble with dose vs LWR trade-off for dense lines




Comparable pitches shown here

DRAM Metal 0

DUV



EUV



EUV does really well with 2D features especially for metal routing

Optimized Approach to Lithography


Multiple Patterning Technology Optimized for Micron Future DRAM Nodes

Micron's pattern multiplication technology is a strategic advantage

Proven technology capability and cost efficiency for 1Znm through 1 γ nm

Ongoing evaluation of EUV Lithography for DRAM

Prepared for implementation of EUV when beneficial to Micron



Optimized Approach to Lithography

Multiple Patterning Technology Optimized for Micron Future DRAM Nodes


Micron's pattern multiplication technology is a strategic advantage

Proven technology capability and cost efficiency for 1Znm through 1 γ nm

Ongoing evaluation of EUV Lithography for DRAM

Prepared for implementation of EUV when beneficial to Micron

Cost Compared to Immersion



Lithography technology breakpoints & relative costs

Conclusions





- **Logic (Random Layout) EUV Use Cases**

1. Sparse vias
2. Metal Routing
3. 2D Features

- **DRAM (Regular Layout) EUV Use Cases**

1. Metal Routing
2. Dense Pillars/Contacts


EUV ecosystem improvements for LCDU/LWR at low dose still needed to enable cost/performance tradeoff in DRAM manufacturing.



DRAM EUV Performance Improving

Potential future option for Micron DRAM lithography

DRAM EUV Capability*



*Micron Performance analysis relative to Micron DRAM requirements

